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Abstract—Mixed-mode simulation is an important circuit
design and system testing tool for established and emerging
semiconductor sampled data technologies. This paper describes a
number of functional, computationally efficient, Z domain delay
models, outlining the role of current and charge equations in the
construction of subcircuit and compact Verilog-A delay macro-
models. To illustrate the properties of the proposed macromodels
a number of Qucs (Quite universal circuit simulator) transient
and frequency domain simulation examples are presented. Each
of these stresses the use of test and data extraction techniques
which are not easily undertaken with the SPICE 2g6 or 3f5
simulators.
Index Terms—Mixed-mode sampled data circuit simulation;
Functional delay subcircuits; Compact Verilog-A delay macro-
models; Qucs (Quite universal circuit simulator)
I. INTRODUCTION
IN modern circuit design the term mixed-mode simulationhas become synonymous with the analysis and design of
integrated analog and digital electronic systems. Early simu-
lators, and indeed some more recent releases of commercial
and GNU Public License (GPL) open source packages, were
primarily analog circuit analysis tools [1] with polynomial
sources (SPICE 2g6 [2]) and non-linear controlled sources
(SPICE 3f5 [3]) modeling non-linear components at a func-
tional level. Today, most circuit simulators include a digital
simulator that operates synchronously with an analog analysis
engine [4], allowing the analysis and testing of complex
mixed-mode circuit designs. In terms of sampled data tech-
nologies mixed-mode simulation is much more than simply the
combination of analog and digital analysis software. Designers
are faced with the need to simulate multi-domain systems
which include an ever increasing range of electrical and non-
electrical technologies. Moreover, amongst the current general
purpose simulators it is not common for packages to include
dedicated simulation engines for sampled data system analysis
and testing [5]. Hence, accurate and computationally efficient
signal delay, signal summing and signal multiplication models
are required for use with general purpose circuit simulators.
Ideally, such sampled data component models should also be
optimized for minimum memory usage. This paper introduces
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a number of fundamental functional subcircuit and Verilog-
A [6] delay models. The proposed models have been im-
plemented and tested as equation defined device subcircuits
[7] and compact Verilog-A macromodels [8] using the Qucs
(Quite universal circuit simulator) GPL software [9]. The
text stresses those model features which are not found in
SPICE 2g6 or 3f5 and outlines how sampled data system
models can be developed which are suitable for use with
any general purpose circuit simulator that allows subcircuits
with parameters or compiled Verilog-A hardware description
language models.
II. FUNDAMENTAL PROPERTIES OF SAMPLED DELAY
COMPONENTS
A key component in the simulation of sampled data systems
is a delay element with a delay of one sampled data period.
In the small signal AC frequency domain an ideal delay is
represented by (1).
Z−1 = e−jωT = cos(ωT )− j · sin(ωT ) (1)
The magnitude and phase angle of Z−1 are given by (2).
mag(Z−1) = 1, angle(Z−1) = −ωT (2)
Similarly, group delay (GD) and the first differential of the
group delay (dGD/d ω) are given by (3).
GD =
−d(angle(Z−1))
dω
= T,
dGD
dω
= 0 (3)
Where ω is angular frequency in radians per second and T
is the sampling period in seconds. These properties should
be true for all frequencies over which the delay element
is expected to operate. SPICE and other circuit simulators
often employ ideal transmission lines as delay elements.
Unfortunately, this approach is far from perfect because ideal
transmission lines tend to consume large amounts of computer
memory and often simulate rather slowly during transient
analysis [10]. The speed factor is particularly true for circuit
simulators developed from the SPICE 2g6 code when simulat-
ing circuits which include ideal transmission lines with short
delays; this occurs because the 2g6 version of SPICE restricts
the maximum transient analysis time step to half the smallest
transmission line delay [11]. In a realistic transient run time
both the available memory and simulation speed constraints
limit the size of sampled data mixed-mode circuits which
can be simulated to around five to ten ideal transmission line
delays per circuit [12].
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Fig. 1. Delay network subcircuit symbol and circuit consisting of N series
cascaded RC stages separated by controlled source buffering stages.
III. CASCADED RC DELAY NETWORKS AS DELAY
ELEMENTS
The circuit schematic illustrated in Fig. 1 is a Qucs subcircuit
simulation model of a delay network consisting of N series
cascaded RC stages separated by buffering voltage controlled
current sources with resistive loads. Each RC stage provides
a delay of T/nStages seconds, where T is the total delay of
the network, and nStages is the number of cascaded stages.
Qucs equation block Eqn1 determines, prior to the start of
simulation, the values of components Rd and Cd from sub-
circuit parameter Delay and the value of nStages. Subcircuit
parameter Mult allows the delay output signal amplitude to
be scaled, the default value being 1. The RC delay network
characteristics are given by (4), (5), (6), and (7) respectively.
mag(Z−1) =
Mult
[1 +A2]
nStages
2
(4)
angle(z−1) = −nStages · arctan (A) (5)
GD =
nStages
ωp
· 1
[1 +A2]
(6)
dGD
dω
=
−2 · ω · nStages
ω3p · [1 +A2]2
(7)
Where ωp = 1/(Rd · Cd) = nStages/T , and A = ω/ωp.
Fig. 2 introduces a simple AC test circuit for obtaining the
fundamental properties of an RC delay network under test.
The Qucs equation blocks listed in Fig. 2 either set up the
test conditions (Eqn2 plus the AC1 simulation parameters) or
are post simulation data extraction scripts (Eqn6 and Eqn7) for
processing output data and theoretical data calculated from (4),
(5), (6), and (7). Qucs pre and post simulation data processing
features allow equations to be entered in any order, and in
one or more Eqn blocks, based on the popular MATLAB
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Fig. 2. Three stage RC delay subcircuit AC small signal test circuit and
data extraction equation scripts: sampling frequency set at 100K Hz, analysis
frequency range 20 Hz to 20 kHz.
R©[13] / Octave [14] language syntax and the mathematical
operators and functions defined in the Verilog-A hardware
description language. A set of simulated data plots for the
characteristics of one to three RC section delay networks are
illustrated in Fig. 3. Table I lists an example Verilog-A analog
module code routine for a three section RC delay network.
Code line numbers are written in ’{ }’ brackets at the left
hand side of each line. In Table I Qucs subcircuit parameters
are given in lines {6} and {7}. Verilog-A code lines {10}
to {13} determine the values of variables specified in line
{8}. Model current contributions are listed in lines {15} to
{23}. These entries correspond directly to the circuit structure
and component types shown in Fig.1, making translation from
Qucs subcircuit schematic to Verilog-A code a straightforward
process.
IV. CASCADED FIRST ORDER RC PADE´ ALL PASS DELAY
NETWORKS
Although the RC delay networks outlined in section III provide
the required low node and component count their delay perfor-
mance at high frequencies is poor. In the test example shown
in Fig. 2 the characteristics of the delay element under test are
simulated over the audio band of frequencies. At frequencies
above approximately 1 kHz the group delay becomes down-
graded, resulting in observable error. Increasing the number of
RC sections, or the sampling rate, would of course improve
the delay performance but these approaches either increase the
number of nodes and components or the simulation time which
in turn reduces simulation performance, particularly during
transient simulation. A better solution is to choose a network
with improved delay characteristics per section. Consider the
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Fig. 3. Simulated RC delay subcircuit AC characteristics: graph a; mag(Z−1) against frequency, graph b; angle(Z−1) against frequency, graph c; GD
against frequency, and graph d; dGD/dω against frequency: where the solid lines are for a one stage RC delay network, the dashed lines are for a two stage
RC delay network , and the dotted lines are for a three stage RC delay network.
the N section cascaded all pass first order Pade´ delay network
shown in Fig. 4. The fundamental electrical characteristics
of this delay network are given by (8), (9), (10), and (11)
respectively, where ωp = 1/(Cd · Rd) = 2 · nStages/T , and
A = ω/ωp. Fig. 5 shows the simulated characteristics for
one to three stage Pade´ all pass delay networks. These graphs
clearly indicate the superior performance of the cascaded first
order Pade´ network across the audio frequency band. For the
three stage network this is achieved however, with 11 nodes
and 20 components compared to 8 nodes and 14 components
for the equivalent RC delay model. Table II lists an example
Verilog-A analog module code routine for a three section Pade´
all pass delay network. The structure of the Verilog-A code
routine presented in Table II follows that given in Table I.
mag(Z−1) =
Mult · [(1 + 2 ·A2 + 4 ·A2]nStages2
[1 +A2]nStages
(8)
angle(z−1) = −nStages · arctan
(
2 · ω
ωp · (1−A2)
)
(9)
GD =
2 · nStages
ωp
·
[
1 +A2
]
[1 + 2 ·A2 +A4] (10)
dGD
dω
=
−4 · ω · nStages
ω3p · [1 + 2 ·A2 +A4]
(11)
V. TRANSIENT SIMULATION OF A Z DOMAIN INTEGRATOR
Integrators are a basic building block in the synthesis of
active filters and many other important classes of mixed-mode
circuit. In this section the performance of the proposed delay
macromodels are presented using the Z domain integrator as
a test device. In the S domain the transfer function of an
integrator is given by (12).
H(S) =
1
S
(12)
A discrete approximation of equation (12) can be derived by
applying Tustin’s method [15] using (13) to give (14).
S =
2
T
·
[
1− Z−1
1 + Z−1
]
(13)
H(Z) =
Y (Z)
X(Z)
=
T
2
·
[
1− Z−1
1 + Z−1
]
(14)
4TABLE I
VERILOG-A CODE FOR A THREE STAGE RC DELAY NETWORK
{1} ‘include disciplines.vams
{2} ‘include constants.vams
{3} module PadeDelay3Stage (PIN, POUT);
{4} inout PIN, POUT;
{5} ‘define attr(txt) (*txt*)
{6} parameter real Delay=1e-6 from [1e-20 : inf]
‘attr(info=Delay unit=s);
{7} parameter real Mult=1 from [1e-20 : inf]
‘attr(info = Signal gain);
{8} real Gd, Cd; // Variables
{9} analog begin
{10} @(initial_model) // Variable initialisation code
{11} begin
{12} Gd=1e-3; Cd=Delay*Gd/3;
{13} end
{14} // Current contributions
{15} I(n11) < + -V(PIN); I(n11) < + V(n11);
{16} I(n11,n12) < + V(n11,n12)*Gd;
{17} I(n12) < + ddt(Cd*V(n12)); I(n21) < + -V(n12);
{18} I(n21) < + V(n12);
{19} I(n21,n22) < + V(n21,n22)*Gd; I(n22) < + ddt(Cd*V(n22));
{20} I(n31) < + -V(n31);
{21} I(n31) < + V(n31); I(n31,n32) < + V(n31,n32)*Gd;
{22} I(n32) < + ddt(Cd*V(n32));
{23} I(POUT) < + -Mult*V(n32); I(POUT) < + V(POUT);
{24} end
{25} endmodule
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Fig. 4. Delay network subcircuit symbol and circuit consisting of N series
cascaded first order Pade´ stages separated by controlled source buffering
stages.
Expanding (14) results in (15).
Y (Z) =
T
2
·X(Z) +
[
T
2
·X(Z) + Y (Z)
]
· Z−1 (15)
Where X(Z) and Y(Z) are the Z domain input and output
signals respectively. Illustrated in Fig. 6 is a large signal test
circuit suitable for investigating the transient characteristics of
the Z domain integrator: input signal A consists of the sum of
TABLE II
VERILOG-A CODE FOR A THREE STAGE PADE´ ALL PASS DELAY NETWORK
{1} ‘include disciplines.vams
{2} ‘include constants.vams
{3} module RCDelay3Stage (PIN, POUT);
{4} inout PIN, POUT; electrical PIN, POUT;
{5} electrical n11, n12, n13, n21;
{6} electrical n22, n23, n31, n32, n33;
{7} ‘define attr(txt) (*txt*)
{8} parameter real Delay=1e-6 from [1e-20 : inf]
‘attr(info=Delay unit=s);
{9} parameter real Mult=1 from [1e-20 : inf]
‘attr(info = Signal gain);
{10} real Gd, Cd; // Variables
{11} analog begin
{12} @(initial_model) // Variable initialisation code
{13} begin
{14} Gx= 1e-9; Gd=1e-3; // Rx=1e9 and Rd=1k;
Cd=Delay*Gd/6;
{15} end
{16} // Current contributions
{17} I(n11) < + -V(PIN); I(n11) < + V(n11);
{18} I(n11,n12) < + V(n11,n12)*Gx;
{19} I(n12) < + V(n12)*Gx; I(n11,n13) < + ddt(Cd*V(n11,n13));
{20} I(n13) < + V(n13)*Gd; I(n21) < + -2*V(n12,n13);
{21} I(n21) < + V(n21); I(n21,n22) < + V(n21,n22)*Gx;
{22} I(n22) < + V(n22)*Gx; I(n21,n23) < + ddt(Cd*V(n21,n23));
{23) I(n23) < + V(n23)*Gd;
{24} I(n31) < + -2*V(n22,n23); I(n31) < + V(n31);
(25) I(n31,n32) < + V(n31,n32)*Gx;
{26} I(n32) < + V(n32)*Gx; I(n31,n32) < + ddt(Cd*V(n31,n32));
(27) I(n33) < + V(n33)*Gd;
{28} I(POUT) < + -Mult*V(n32,n33); I(POUT) < + V(POUT);
{29} end
{30} endmodule
28 single tone sinusoidal signals each of one volt amplitude
and differing fundamental, second and third harmonic frequen-
cies. Signal B3S is the integrator output. The performance
of the Z domain integrator can be charted by simulating the
circuit over a period of one second. Summers Sum1 and Sum2
shown in Fig. 6 have properties represented by (16).
V (out) = GIN1 · V (in1) +GIN1 · V (in2) (16)
Where GIN1 and GIN2 are numerical constants or variables
held in Qucs equation blocks. Fig. 7 presents plotted sim-
ulation data for the Z domain integrator. In order to show
the detail in the input and output waveforms only the results
for the first 0.5 seconds of the one second simulation period
are displayed in Fig.7. Input and output data are analyzed
using the fast Fourier transform technique controlled by the
post simulation processing and data extraction script listed in
Qucs equation block Eqn2, Fig. 6. Fig. 8 illustrates the large
signal frequency domain gain (V (B3S)/V (A)) and phase
(phase(V (B3S)) − phase(V (A)) function data extracted
from the input and output signal amplitude spectra plotted in
Fig. 7.
A. Relative timing and accuracy of the RC and Pade´ delay
networks
Table III shows a set of relative simulation run times for
the transient analysis of a series of single stage Z domain
subcircuit integrators with identical circuits but differing delay
models. All timings are relative to those recorded for a circuit
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Fig. 5. Simulated all pass Pade´ delay subcircuit AC characteristics: graph a; mag(Z−1) against frequency, graph b; angle(Z−1) against frequency, graph
c; GD against frequency, and graph d; dGD/dω against frequency: where the solid lines are for a one stage Pade´ delay network, the dashed lines are for a
two stage Pade´ delay network , and the dotted lines are for a three stage Pade´ network.
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Fig. 6. Z domain integrator transient simulation test circuit: sampling rate
is set at 100 kHz; Gear integration (order 6) with the maximum step size set
as the inverse of the sampling rate.
with a single stage RC delay model simulated using the trape-
zoidal numerical integration rule. The simulation conditions
were; sinusoidal input signal = 100 Hz at 1 V peak, finish
time = 100s, number of samples = 100000 (sampling period =
10 µs), initial transient analysis step = 1ps, abstol = 1pA, vntol
= 1uV, and reltol = 0.001. As expected these results confirm
that the transient simulation time increases with the number
of stages in a delay model. Selection of explicit or implicit
numerical integration routine [16] also affects timing. The
implicit Gear algorithm performing the best in the integrator
test case. Hence, by carefully choosing the number of stages
in an RC or Pade´ delay network a compromise between
accuracy and simulation speed is possible. Fig. 9 illustrates
the large signal AC transfer characteristics for a Z domain
subcircuit integrator constructed around a single stage RC
delay network employing an identical sampling rate to that
used in the previous tests. Clearly at most frequencies, except
for those at the top end of the frequency band, the results are
similar to those given in Fig. 8, implying that the single RC
delay model can be used without significant loss in accuracy at
low frequencies while minimizing simulation run time. Timing
tests for Z domain Verilog-A integrators constructed from
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Fig. 7. Z domain integrator transient simulation characteristics: graph a; input signal A against time, graph b; output signal B3S against time, graph c;
amplitude spectra for signal A against frequency, and graph d; amplitude spectra for signal B3S against frequency.
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teristics: gain against frequency; solid line theory, crosses simulation, phase
against frequency; dotted line theory, circles simulation.
TABLE III
RELATIVE TRANSIENT SIMULATION TIMINGS FOR SINGLE STAGE Z
DOMAIN SUBCIRCUIT INTEGRATORS
Delay Number Number Number Explicit Implicit
model of of of Trapezoidal Gear
type stages nodes components Integration Integration
(Order 6)
RC 1 4 6 1 0.39
RC 2 6 10 1.31 0.67
RC 3 8 14 2.22 0.80
Pade´ 1 5 8 1.45 0.59
Pade´ 2 8 14 2.08 0,67
Pade´ 3 11 20 2.55 1.18
the code listed in Table I and Table II, using the ADMS
(Analogue Device Model Synthesizer) [17] compiler, suggest
that the relative performance of the Verilog-A models are
similar to their equivalent subcircuits. As a general rule it has
been found that highly non-linear Verilog-A device models
tend to be computationally more efficient than their equivalent
equation defined device subcircuits, resulting in measurable
improvements in transient run times.
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Fig. 9. RC one stage Z domain integrator: frequency domain characteristics;
gain against frequency; solid line theory, crosses simulation, phase against
frequency; dotted line theory, circles simulation.
VI. CONCLUSIONS
Although ideal transmission delay lines are often used to
model Z−1 functions their characteristics in terms of memory
usage and simulation speed are far from ideal for mixed-
mode simulation of sampled data systems. The delay models
introduced in this paper demonstrate that it is possible to
construct alternative Z−1 functions from standard electrical
components. By extending conventional subcircuit technology
to include parameters and non-linear equation defined com-
ponents it becomes possible to construct delay models based
on current and charge equations which translate easily into
the Verilog-A hardware description language. An important
advantage of this approach is that it allows single or multi-
stage delay functions to be selected which meet the accuracy
needed to simulate a specific circuit design whilst maintaining
minimal simulation run time.
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